|
Size: 724
Comment:
|
← Revision 9 as of 2017-12-30 01:05:12 ⇥
Size: 740
Comment: converted to 1.6 markup
|
| Deletions are marked like this. | Additions are marked like this. |
| Line 10: | Line 10: |
| attachment:i386+pae.png | {{attachment:i386+pae.png}} |
| Line 15: | Line 15: |
| attachment:x86_64.png | {{attachment:x86_64.png}} |
| Line 20: | Line 20: |
| attachment:powerpc-4k.png | {{attachment:powerpc-4k.png}} |
| Line 25: | Line 25: |
| attachment:powerpc-64k.png | {{attachment:powerpc-64k.png}} |
The following diagrams are my attempt to show how the page tables are arranged on various architectures. Each diagram shows the layout for the base page size as well as the hugetlb page size.
Please email me at Adam Litke < agl @ us . ibm . com > for any of the following reasons:
- You find errors in these diagrams
- You would like to begin working on a new diagram for your architecture (I will send you .dia source files)
- You have comments or other feedback
i386 with PAE enabled
x86_64
powerpc with 4k base pages
powerpc with 64k base pages
